verl-hardware-plugin

Multi-chip hardware platform and engine plugin reference implementations for verl.

This package provides platform abstraction and training engine extensions for non-CUDA accelerators. It serves as a template and example for hardware vendors to adapt verl to their own devices through the unified plugin interface.

About

This repository is jointly developed by the ByteDance verl team and the FlagOS community. FlagOS community is an organiztion jointly launched by the Beijing Academy of Artificial Intelligence (BAAI), together with a broad coalition of research institutes, chipmakers, system vendors, and algorithm and software providers from both China and abroad.

FlagOS is a fully open-sourced AI system software stack for heterogeneous AI chips, allowing AI models to be developed once and seamlessly ported to a wide range of AI hardwares with minimum effort.

Community

Join the Feishu discussion group to discuss…